index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Protocols Side-Channel Analysis Costs Differential Power Analysis DPA Computational modeling Masking Information leakage Sensors Coq MRAM Machine learning Power demand Process variation OCaml Electromagnetic Filtering Spin transfer torque Authentication Magnetic tunnel junction Switches Formal proof FDSOI Cryptography Robustness Elliptic curve cryptography Intrusion detection Resistance Side-Channel Analysis SCA 3G mobile communication Simulation Masking countermeasure Security GSM Side-channel attacks Voltage Side-channel analysis Hardware security Image processing Neural networks FPGA Memory Controller Side-channel attack Internet of Things AES Application-specific VLSI designs Reverse-engineering Confusion coefficient RSA Field programmable gate arrays Field Programmable Gates Array FPGA Defect modeling STT-MRAM Random access memory Fault injection attack Routing Transistors SCA Randomness Reliability TRNG Hardware PUF Differential power analysis DPA Lightweight cryptography Security services Side-channel attacks SCA Side-Channel Attacks Temperature sensors Dual-rail with Precharge Logic DPL Writing Countermeasures Countermeasure SoC Training Magnetic tunneling Aging EMFI DRAM Dynamic range CRT Asynchronous Reverse engineering ASIC Logic gates Convolution Fault injection Mutual Information Analysis MIA Gem5 Formal methods Power-constant logic Fault attacks Loop PUF Security and privacy Linearity Signal processing algorithms Circuit faults Estimation CPA Receivers Energy consumption

 

Documents avec texte intégral

216

Références bibliographiques

431

Open access

42 %

Collaborations